

FIG. 1




FIG 2

Instruction Select Logic


		0cA : 0cB			
		00 (I0 not valid)	01	11	10
IcA : IcB	00 (I1 not valid)	IA←NOP IB←NOP ORD←d/c V[1:0]←next	Not possible	Not possible	Not possible
	01	IA←NOP IB←I1 ORD←B V[1:0]←next	IA←NOP IB←I0 Stall←1 ORD←B V[1:0]←01	IA←I0 IB←I1 ORD←A V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next
	11	IA←NOP IB←I1 ORD←B V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next	IA←I0 IB←I1 ORD←A V[1:0]←next
	10	IA←I1 IB←NOP ORD←A V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I1 IB←I0 ORD←B V[1:0]←next	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01
Ic0		Not possible	IA←NOP IB←I0 Stall←1 ORD←B V[1:0]←01	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01	IA←I0 IB←NOP Stall←1 ORD←A V[1:0]←01

* Note: I0 valid and I1 not valid won't occur because there is no out of order execution.

FIG.3

09037500 084400

AD-



440

Introduction

MMD (Radiax User Register 24)




FIG. 5

09037500 1034.000




FIG. 6

Overflow Protection: Guard Bits and Saturation

- The LX5280 accumulator implements eight (8) guard bits to protect against overflow. The alternatives of (i) product scaling or (ii) input scaling by right shifting, cause loss of precision.

- Optional saturation (MADDA2.S, MSUBA2.S, ADDMA.S, SUBMA.S) can be used to avoid wrap-around on underflow or overflow of the 40-bit format (or 32-bits if that mode is selected in the MMD register):

```

if ( result > 0 1 1 1 1 1 ... 1 )    result = 0 1 1 1 1 1 ... 1
if ( result < 1 0 0 0 0 0 ... 0 )    result = 1 0 0 0 0 0 ... 0

```

- In 32-bit saturate mode, the MAC implements a full 40-bit saturation detector. This allows for the case where the accumulator holds a value greater than the maximum 32-bit saturated value prior to the addition (or subtraction) with saturation.

File 37B
00000000 00000000

MAC Output Control: Rounding and Scaling

- For output storage, the 40-bit accumulators must be converted to 16-bit or 32-bit format.

- Scaling

single accumulator:

$$\text{RES}[31:0] \leftarrow \{ \text{mTh}, \text{mTl} \} [31 + n : n] \quad [n = 0 - 8]$$

dual accumulators (select high half of each, useful for fractional arithmetic results):

$$\text{RES}[31:0] \leftarrow \text{mTh} [31 + n : 16 + n] \parallel \text{mTl} [31 + n : 16 + n] [n = 0 - 8]$$

- To avoid the bias introduced by truncation, the accumulator can be rounded prior to output scaling (useful for fractional arithmetic results).

$$\{ \text{mT}, \text{mTh}, \text{mTl} \} \leftarrow \text{RND}A2 \{ \text{mT}, \text{mTh}, \text{mTl} \} \quad [n = 0 - 8]$$

⇒ the rounding mode is selectable in the MMD register

bit position $16 + n$ of each accumulator in the pair is the least significant bit of precision after rounding

FIG. 37C
500 1000 1000 1000

MAC Radiax Instruction Summary

800

Instruction	Syntax and Description
Dual Move to Accumulator	<p><i>MTA2[.G] rS, {mD, mDh, mDl}</i></p> <p>If MTA2, and mDh(mDl) is selected, sign-extend the contents of general register rS to 40-bits and move to accumulator register mDh(mDl). If MTA2, and mD is selected, update both mDh and mDl with the 40-bit, sign-extended contents of the same rS. If MTA2.G is selected, the accumulator register bits [39:32] are updated with rS[31:24]; bits [31:00] of the accumulator are unchanged. (The .G option is used to restore the upper-bits of the accumulator from the general register file; typically, following an Exception.)</p>
Move From Accumulator	<p><i>MFA rD, {mTh, mTl} [,n]</i></p> <p>Move the contents of accumulator register mTh or accumulator register mTl to register rD with optional right shift. Bits [31+n : n] from the accumulator register are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Dual Move From Accumulator	<p><i>MFA2 rD, mT [,n]</i></p> <p>Move the contents of the upper halves of accumulator register pair mT to register rD with optional right shift. The rD[31:16] are taken from mTh and rD[15:00] from the corresponding mTl. mTh[31+n: 16+n] mTl[31+n : 16+n] from the accumulator register pair are transferred to rD[31:00]. The range n = 0 - 8 is permitted for the output alignment shift amount. In the case of n = 0, the field may be omitted.</p>
Divide	<p><i>DIVA mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as signed 2's complement values. The remainder is sign-extended to 40-bits and stored in mDh and the quotient is sign-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Divide Unsigned	<p><i>DIVAU mD, rS, rT</i></p> <p>The contents of register rS is divided by rT, treating the operands as unsigned values. The remainder is zero-extended to 40-bits and stored in mDh and the quotient is zero-extended to 40-bits and stored in mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO.</p>
Multiply (32-bit)	<p><i>MULTA mD, rS, rT</i></p> <p>The contents of register rS is multiplied by rT, treating the operands as signed 2's complement values. The upper 32-bits of the 64-bit product is sign-extended to 40-bits and stored in mDh and the lower 32-bits is zero-extended to 40-bits and stored in the corresponding mDl. m0h[31:00] is also called HI. m0l[31:00] is also called LO. If MMD[MT] is 1, then the partial product rS[15:00] x rT[15:00] is not included in the total product. If MMD[MF] is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to positive signed, all ones fraction, prior to the shift. If both MMD[MT] and MMD[MF] are 1, the result is undefined.</p>

FIG. 8A

497

FIG. 8B

Instruction	Syntax and Description
32-bit Multiply-Add with 72-bit accumulate	<p><i>MADDA</i> <i>mD, rS, rT</i></p> <p>The contents of register <i>rS</i> is multiplied by <i>rT</i> treating the operands as signed 2's complement values. If <i>MMD[MT]</i> is 1, then the partial product <i>rS</i>[15:00] x <i>rT</i>[15:00] is not included in the total product. If <i>MMD[MF]</i> is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both <i>MMD[MT]</i> and <i>MMD[MF]</i> are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and added to the concatenation <i>mDh</i>[39:0] <i>mDl</i>[31:0], ignoring <i>mDl</i>[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into <i>mDl</i>. The upper 40-bits of the result are stored into <i>mDh</i>.</p>
32-bit unsigned Multiply-Add with 72-bit accumulate	<p><i>MADDAU</i> <i>mD, rS, rT</i></p> <p>The contents of register <i>rS</i> is multiplied by <i>rT</i> treating the operands as unsigned values. If <i>MMD[MT]</i> is 1, then the partial product <i>rS</i>[15:00] x <i>rT</i>[15:00] is not included in the total product. If <i>MMD[MF]</i> is 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is zero-extended to 72-bits and added to the concatenation <i>mDh</i>[39:0] <i>mDl</i>[31:0], ignoring <i>mDl</i>[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into <i>mDl</i>. The upper 40-bits of the result are stored into <i>mDh</i>.</p>
Dual Multiply-Add, optional saturation	<p><i>MADDA2[S]</i> <i>{mD, mDh, mDl}, rS, rT</i></p> <p>The contents of register <i>rS</i> is multiplied by <i>rT</i> and added to an accumulator register, treating the operands as signed 2's complement values. If the destination register is <i>mDh</i>, <i>rS</i>[31:16] is multiplied by <i>rT</i>[31:16] then sign-extended and added to <i>mDh</i>[39:00]. If the destination register is <i>mDl</i>, <i>rS</i>[15:00] is multiplied by <i>rT</i>[15:00] then sign-extended and added to <i>mDl</i>[39:00]. If the destination is <i>mD</i>, both operations are performed and the two results are stored in the accumulator register pair <i>mD</i>. If <i>MADDA2.S</i> the result of each addition is saturated before storage in the accumulator register. The multiplies are subject to <i>MMD[MF]</i> as in <i>MULTA2</i>. The saturation point is selected as either 40 or 32 bits by <i>MMD[MS]</i>.</p>
32-bit Multiply-Subtract with 72-bit accumulate	<p><i>MSUBA</i> <i>mD, rS, rT</i></p> <p>The contents of register <i>rS</i> is multiplied by <i>rT</i> treating the operands as signed 2's complement values. If <i>MMD[MT]</i> is 1, then the partial product <i>rS</i>[15:00] x <i>rT</i>[15:00] is not included in the total product. If <i>MMD[MF]</i> is 1, then the product is left shifted by one bit, and furthermore, if both operands are -1 then the product is set to a positive signed, all ones fraction. If both <i>MMD[MT]</i> and <i>MMD[MF]</i> are 1, then the result of the multiply is undefined.</p> <p>The 64-bit product is sign-extended to 72-bits and subtracted from the concatenation <i>mDh</i>[39:0] <i>mDl</i>[31:0], ignoring <i>mDl</i>[39:32]. The lower 32 bits of the result are zero-extended to 40-bits and stored into <i>mDl</i>. The upper 40-bits of the result are stored into <i>mDh</i>.</p>

FIG. 8C

✓ 900

1. The first step is to identify the problem or goal. This involves understanding the current situation, identifying the desired outcome, and determining the scope of the project.

FIG. 9

ALU REG



THE

Vector Addressing Instruction Summary

110 0

Instruction	Syntax and Description
Load Twinword	<p><i>LT</i> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp</i>+4 into register <i>rT</i>+1.</p>
Store Twinword	<p><i>ST</i> <i>rT, displacement(base)</i></p> <p>The displacement, in bytes, is a signed 14-bit quantity that must be divisible by 8 (since it occupies only 11 bits of the instruction word). Sign-extend the displacement to 32-bits and add to the contents of register <i>base</i> to form the address <i>temp</i>. Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i>. Store contents of register <i>rT</i>+1 into word addressed by <i>temp</i>+4.</p>
Load Twinword, Pointer Increment, optional circular buffer	<p><i>LTP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Let <i>temp</i> = contents of register <i>pointer</i>. Load contents of word addressed by <i>temp</i> into register <i>rT</i> (which must be an even register). Load contents of word addressed by <i>temp</i>+4 into register <i>rT</i>+1. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Word, Pointer Increment, optional circular buffer	<p><i>LWP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of word addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Halfword, Pointer Increment, optional circular buffer	<p><i>LHP[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of sign-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>
Load Halfword Unsigned, Pointer Increment, optional circular buffer	<p><i>LHPU[.Cn]</i> <i>rT, (pointer)stride</i></p> <p>Load contents of zero-extended halfword addressed by register <i>pointer</i> into register <i>rT</i>. The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.</p>

FIG. 11A

05637500-034100

Vector Addressing Instruction Summary

Instruction	Syntax and Description
Load Byte, Pointer Increment, optional circular buffer	LBP[.Cn] <i>rT, (pointer)stride</i> Load contents of sign-extended byte addressed by register <i>pointer</i> into register <i>rT</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Load Byte Unsigned, Pointer Increment, optional circular buffer	LBPU[.Cn] <i>rT, (pointer)stride</i> Load contents of zero-extended byte addressed by register <i>pointer</i> into register <i>rT</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Twinword, Pointer Increment, optional circular buffer	STP[.Cn] <i>rT, (pointer)stride</i> Let <i>temp</i> = contents of register <i>pointer</i> . Store contents of register <i>rT</i> (which must be an even register) into word addressed by <i>temp</i> . Store contents of register <i>rT</i> +1 into word addressed by <i>temp</i> +4. The stride, in bytes, is a signed 11-bit quantity that must be divisible by 8 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Word, Pointer Increment, optional circular buffer	SWP[.Cn] <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> into word addressed by register <i>pointer</i> . The stride, in bytes, is a signed 10-bit quantity that must be divisible by 4 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Halfword, Pointer Increment, optional circular buffer	SHP[.Cn] <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> [15:00] into 16-bit halfword addressed by register <i>pointer</i> . The stride, in bytes, is a signed 9-bit quantity that must be divisible by 2 (since it occupies only 8 bits of the instruction word). Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Store Byte, Pointer Increment, optional circular buffer	SBP[.Cn] <i>rT, (pointer)stride</i> Store contents of register <i>rT</i> [07:00] into byte addressed by register <i>pointer</i> . The stride, in bytes, is a signed 8-bit quantity. Sign-extend the stride to 32-bits and add to contents of register <i>pointer</i> to form next address. Update <i>pointer</i> with the calculated next address. ".Cn" selects circular buffer <i>n</i> = 0 - 2. See Note 2.
Move To Radiax, User	MTRU <i>rT, RADREG</i> Move the contents of register <i>rT</i> to one of the User Radiax registers: cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lpe0, lps0. This instruction has a single delay slot before the updated register takes effect.

FIG 11B-

Instruction	Syntax and Description
Move From Radiax, User	$\overleftarrow{MFRU} \quad rT, RADREG$ Move the contents of the designated User Radiax register (cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0) to register rT.

Nomenclature:

rT = r0 - r31, and must be even for LT, ST, LTP[Cn], STP[Cn]
base, pointer = r0 - r31
stride = 8/9/10/11-bit signed value (in bytes) for byte/halfword/word/twinword ops.
displacement = 14-bit signed value, in bytes
RADREG = cbs0 - cbs2, cbe0 - cbe2, mmd, lpc0, lps0, lpe0

Notes:

1. For LTP[Cn], LWP[Cn], LHP(U)[Cn], LBP(U)[Cn], rT = *pointer* is unsupported.
2. When a circular buffer is selected, the update of the pointer register is performed according to the following algorithm, which depends on the sign of the stride and the granularity of the access. A stride exactly equal to 0 is not supported:

For LBP(U).Cn and SBP.Cn:

```

    if (stride > 0 && pointer[2:0] == 111 && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 000 && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 111
    else
        pointer <= pointer + stride.

```

For LHP(U).Cn and SHP.Cn

```

    if (stride > 0 && pointer[2:0] == 11x && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 00x && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 110
    else
        pointer <= pointer + stride.

```

For LWP.Cn and SWP.Cn

```

    if (stride > 0 && pointer[2:0] == 1xx && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[2:0] == 0xx && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 100
    else
        pointer <= pointer + stride.

```

For LTP.Cn and STP.Cn

```

    if (stride > 0 && pointer[31:3] == CBEn)
        then pointer <= CBSn[31:3] || 000
    else if (stride < 0 && pointer[31:3] == CBSn)
        then pointer <= CBEn[31:3] || 000
    else
        pointer <= pointer + stride.

```

FIG. 4C

Extensions to MIPS ALU Operations

Instruction	Syntax and Description
Dual Shift Left Logical Variable	<p>SLLV2 <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted left by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, inserting zeros into the low order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. For SLLV2, the high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)</p>
Dual Shift Right Logical Variable	<p>SRLV2 <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, inserting zeros into the high order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. The high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because this is a <i>logical</i> rather than <i>arithmetic</i> shift and thus the concept of arithmetic overflow is not relevant.)</p>
Dual Shift Right Arithmetic Variable	<p>SRAV2 <i>rD, rT, rS</i></p> <p>The contents of <i>rT</i>[31:16] and the contents of <i>rT</i>[15:00] are independently shifted right by the number of bits specified by the low order four bits of the contents of general register <i>rS</i>, sign-extending the high order bits of <i>rT</i>[31:16] and <i>rT</i>[15:00]. The high and low results are concatenated and placed in register <i>rD</i>. (Note that a [.S] option is not provided because arithmetic overflow/underflow is not possible.)</p>
Add, optional saturation	<p>ADDR[.S] <i>rD, rS, rT</i></p> <p>32-bit addition. Considering both quantities as signed 32-bit integers, add the contents of register <i>rS</i> to <i>rT</i>. For ADDR, the result is placed in register <i>rD</i>, ignoring any overflow or underflow. For ADDR.S, the result is saturated to 0 1³¹ (if overflow) or 1 0³¹ (if underflow) then placed in <i>rD</i>. ADDR[.S] will not cause an Overflow Trap.</p>
Dual Add, optional saturation	<p>ADDR2[.S] <i>rD, rS, rT</i></p> <p>Dual 16-bit addition. Considering all quantities as signed 16-bit integers, add the contents of register <i>rS</i>[15:00] to <i>rT</i>[15:00] and, independently add the contents of register <i>rS</i>[31:16] to <i>rT</i>[31:16]. For ADDR2, the high and low results are concatenated and placed in register <i>rD</i> ignoring any overflow or underflow. For ADDR2.S, the two results are independently saturated to 0 1¹⁵ (if overflow) or 1 0¹⁵ (if underflow) then placed in <i>rD</i>. ADDR2[.S] will not cause an Overflow Trap.</p>

FIG. 12A

Instruction	Syntax and Description
Subtract, optional saturation	<i>SUBR[.S] rD, rS, rT</i> 32-bit subtraction. Considering both quantities as signed 32-bit integers, subtract the contents of register rT from the contents of register rS. For SUBR, the result is placed in register rD ignoring any overflow or underflow. For SUBR.S, the result is saturated to 0 1 ³¹ (if overflow) or 1 0 ³¹ (if underflow) then placed in rD. SUBR[.S] will not cause an Overflow Trap.
Dual Subtract, optional saturation	<i>SUBR2[.S] rD, rS, rT</i> Dual 16-bit subtraction. Considering all quantities as signed 16-bit integers, subtract the contents of register rT[15:00] from rS[15:00] and, independently subtract the contents of register rT[31:16] from rS[31:16]. For SUBR2, the high and low results are concatenated and placed in register rD ignoring any overflow or underflow. For SUBR2.S, the two results are independently saturated to 0 1 ¹⁵ (if overflow) or 1 0 ¹⁵ (if underflow) then placed in rD. SUBR2[.S] will not cause an Overflow Trap.
Dual Set On Less Than	<i>SLTR2 rD, rS, rT</i> Dual 16-bit comparison. Considering both quantities as signed 16-bit integers, if rS[15:00] is less than rT[15:00] then set rD[15:00] to 0 ¹⁵ 1, else to zero. Independently, considering both quantities as signed 16-bit integers, if rS[31:16] is less than rT[31:16] then set rD[31:16] to 0 ¹⁵ 1, else to zero.

Nomenclature:

rD	=	r0 - r31
rS	=	r0 - r31
rT	=	r0 - r31

FIG. 12B

ALU Operations

1300

Instruction	Syntax and Description
Minimum	<i>MIN</i> <i>rD, rS, rT</i> The contents of the general register <i>rT</i> are compared with <i>rS</i> considering both quantities as signed 32-bit integers. If $rS < rT$ or $rS = rT$, <i>rS</i> is placed into <i>rD</i> . If, $rS > rT$, <i>rT</i> is placed into <i>rD</i> .
Dual Minimum	<i>MIN2</i> <i>rD, rS, rT</i> The contents of <i>rT</i> [31:16] are compared with <i>rS</i> [31:16] considering both quantities as signed 16-bit integers. If $rS[31:16] < rT[31:16]$ or $rS[31:16] = rT[31:16]$, <i>rS</i> [31:16] is placed into <i>rD</i> [31:16]. If, $rS[31:16] > rT[31:16]$, <i>rT</i> [31:16] is placed into <i>rD</i> [31:16]. A similar, independent operation is performed on <i>rT</i> [15:00] and <i>rS</i> [15:00] to determine <i>rD</i> [15:00].
Maximum	<i>MAX</i> <i>rD, rS, rT</i> The contents of the general register <i>rT</i> are compared with <i>rS</i> considering both quantities as signed 32-bit integers. If $rS > rT$ or $rS = rT$, <i>rS</i> is placed into <i>rD</i> . If, $rS < rT$, <i>rT</i> is placed into <i>rD</i> .
Dual Maximum	<i>MAX2</i> <i>rD, rS, rT</i> The contents of <i>rT</i> [31:16] are compared with <i>rS</i> [31:16] considering both quantities as signed 16-bit integers. If $rS[31:16] > rT[31:16]$ or $rS[31:16] = rT[31:16]$, <i>rS</i> [31:16] is placed into <i>rD</i> [31:16]. If, $rS[31:16] < rT[31:16]$, <i>rT</i> [31:16] is placed into <i>rD</i> [31:16]. A similar, independent operation is performed on <i>rT</i> [15:00] and <i>rS</i> [15:00] to determine <i>rD</i> [15:00].
Absolute, optional saturation	<i>ABSR[.S]</i> <i>rD, rT</i> Considering <i>rT</i> as a signed 32-bit integer, if $rT > 0$, <i>rT</i> is placed into <i>rD</i> . If $rT < 0$, $-rT$ is placed into <i>rD</i> . If <i>ABSR.S</i> and $rT = 1 \parallel 0^{31}$ (the smallest negative number) then $0 \parallel 1^{31}$ (the largest positive number) is placed into <i>rD</i> ; otherwise, if <i>ABSR</i> and $rT = 1 \parallel 0^{31}$, <i>rT</i> is placed into <i>rD</i> .
Dual Absolute, optional saturation	<i>ABSR2[.S]</i> <i>rD, rT</i> <i>ABS[.S]</i> operations are performed independently on <i>rT</i> [31:16] and <i>rT</i> [15:00], considering each to be 16-bit signed integers. <i>rD</i> is updated with the absolute value of <i>rT</i> [31:16] concatenated with the absolute value of <i>rT</i> [15:00].
Dual Mux	<i>MUX2[([.HH], [.HL], [.LH], [.LL])] rD, rS, rT</i> <i>rD</i> [31:16] is updated with <i>rS</i> [31:16] for <i>MUX2.HH</i> or <i>MUX2.HL</i> . <i>rD</i> [31:16] is updated with <i>rS</i> [15:00] for <i>MUX2.LH</i> or <i>MUX2.LL</i> . <i>rD</i> [15:00] is updated with <i>rT</i> [31:16] for <i>MUX2.HH</i> or <i>MUX2.LH</i> . <i>rD</i> [15:00] is updated with <i>rT</i> [15:00] for <i>MUX2.HL</i> or <i>MUX2.LL</i> .
Count Leading Sign bits	<i>CLS</i> <i>rD, rT</i> The binary-encoded number of redundant sign bits of general register <i>rT</i> is placed into <i>rD</i> . If <i>rT</i> [31:30] = 10 or 01, <i>rD</i> is updated with 0. If <i>rT</i> = 0, or if <i>rT</i> = 1^{32} , <i>rD</i> is updated with $0^{27} \parallel 1^5$ (decimal 31).

FIG. 13A

09637500-061100

ALU Operations

Instruction	Syntax and Description
Bit Reverse	<p><i>BITREV</i> <i>rD, rT, rS</i></p> <p>A bit-reversal of the contents of general register <i>rT</i> is performed. The result is then shifted right logically by the amount specified in the lower 5-bits of the contents of general register <i>rS</i>, then stored in <i>rD</i>.</p>

1300

Nomenclature:

<i>rD</i>	=	<i>r0 - r31</i>
<i>rS</i>	=	<i>r0 - r31</i>
<i>rT</i>	=	<i>r0 - r31</i>

FIG. 13B

09637500-084400

1400

Instruction	Syntax and Description
Conditional Move on Equal Zero	<p><i>CMVEQZ[.H] [.L] rD, rS, rT</i></p> <p>If the general register rT is equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged.</p>
Conditional Move on Not Equal Zero	<p><i>CMVNEZ[.H] [.L] rD, rS, rT</i></p> <p>If the general register rT is not equal to 0, the general register rD is updated with rS; otherwise rD is unchanged. For [.H] if rT[31:16] is not equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged. For [.L] if rT[15:00] is not equal to 0, the <i>full 32-bit</i> general register rD[31:00] is updated with rS; otherwise rD is unchanged.</p>

Nomenclature:

$$\begin{aligned} r_D &= r_0 - r_{31} \\ r_S &= r_0 - r_{31} \\ r_T &= r_0 - r_{31} \end{aligned}$$

Usage Note:

When combined with the SLT or SLTR2 instructions, the conditional move instructions can be used to construct a complete set of conditional move macro-operations. For example:

```
if ( r3 < r4 )    r1 <-- r2
```

```
CMVLT    r1,r2,r3,r4      ==> SLT      AT,r3,r4
                                CMVNEZ    r1,r2,AT
```

```
if ( r3 >= r4 ) r1 <-- r2
```

```
CMVGE    r1,r2,r3,r4      ==> SLT      AT,r3,r4
                                CMVEQZ    r1,r2,AT
```

```
if ( r3 <= r4 )  r1 <-- r2
```

```
CMVLE    r1,r2,r3,r4    ==> SLT      AT,r4,r3
                                CMVEQZ    r1,r2,AT
```

```
f( r3 > r4 )  r1 <-- r2
```

```
CMVGT    r1,r2,r3,r4      ==> SLT      AT,r4,r3
                                CMVNEZ    r1,r2,AT
```

FIG. 14

1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1988 1987 1986 1985 1984 1983 1982 1981 1980 1979 1978 1977 1976 1975 1974 1973 1972 1971 1970 1969 1968 1967 1966 1965 1964 1963 1962 1961 1960 1959 1958 1957 1956 1955 1954 1953 1952 1951 1950 1949 1948 1947 1946 1945 1944 1943 1942 1941 1940 1939 1938 1937 1936 1935 1934 1933 1932 1931 1930 1929 1928 1927 1926 1925 1924 1923 1922 1921 1920 1919 1918 1917 1916 1915 1914 1913 1912 1911 1910 1909 1908 1907 1906 1905 1904 1903 1902 1901 1900 1899 1898 1897 1896 1895 1894 1893 1892 1891 1890 1889 1888 1887 1886 1885 1884 1883 1882 1881 1880 1879 1878 1877 1876 1875 1874 1873 1872 1871 1870 1869 1868 1867 1866 1865 1864 1863 1862 1861 1860 1859 1858 1857 1856 1855 1854 1853 1852 1851 1850 1849 1848 1847 1846 1845 1844 1843 1842 1841 1840 1839 1838 1837 1836 1835 1834 1833 1832 1831 1830 1829 1828 1827 1826 1825 1824 1823 1822 1821 1820 1819 1818 1817 1816 1815 1814 1813 1812 1811 1810 1809 1808 1807 1806 1805 1804 1803 1802 1801 1800 1799 1798 1797 1796 1795 1794 1793 1792 1791 1790 1789 1788 1787 1786 1785 1784 1783 1782 1781 1780 1779 1778 1777 1776 1775 1774 1773 1772 1771 1770 1769 1768 1767 1766 1765 1764 1763 1762 1761 1760 1759 1758 1757 1756 1755 1754 1753 1752 1751 1750 1749 1748 1747 1746 1745 1744 1743 1742 1741 1740 1739 1738 1737 1736 1735 1734 1733 1732 1731 1730 1729 1728 1727 1726 1725 1724 1723 1722 1721 1720 1719 1718 1717 1716 1715 1714 1713 1712 1711 1710 1709 1708 1707 1706 1705 1704 1703 1702 1701 1700 1699 1698 1697 1696 1695 1694 1693 1692 1691 1690 1689 1688 1687 1686 1685 1684 1683 1682 1681 1680 1679 1678 1677 1676 1675 1674 1673 1672 1671 1670 1669 1668 1667 1666 1665 1664 1663 1662 1661 1660 1659 1658 1657 1656 1655 1654 1653 1652 1651 1650 1649 1648 1647 1646 1645 1644 1643 1642 1641 1640 1639 1638 1637 1636 1635 1634 1633 1632 1631 1630 1629 1628 1627 1626 1625 1624 1623 1622 1621 1620 1619 1618 1617 1616 1615 1614 1613 1612 1611 1610 1609 1608 1607 1606 1605 1604 1603 1602 1601 1600 1599 1598 1597 1596 1595 1594 1593 1592 1591 1590 1589 1588 1587 1586 1585 1584 1583 1582 1581 1580 1579 1578 1577 1576 1575 1574 1573 1572 1571 1570 1569 1568 1567 1566 1565 1564 1563 1562 1561 1560 1559 1558 1557 1556 1555 1554 1553 1552 1551 1550 1549 1548 1547 1546 1545 1544 1543 1542 1541 1540 1539 1538 1537 1536 1535 1534 1533 1532 1531 1530 1529 1528 1527 1526 1525 1524 1523 1522 1521 1520 1519 1518 1517 1516 1515 1514 1513 1512 1511 1510 1509 1508 1507 1506 1505 1504 1503 1502 1501 1500 1499 1498 1497 1496 1495 1494 1493 1492 1491 1490 1489 1488 1487 1486 1485 1484 1483 1482 1481 1480 1479 1478 1477 1476 1475 1474 1473 1472 1471 1470 1469 1468 1467 1466 1465 1464 1463 1462 1461 1460 1459 1458 1457 1456 1455 1454 1453 1452 1451 1450 1449 1448 1447 1446 1445 1444 1443 1442 1441 1440 1439 1438 1437 1436 1435 1434 1433 1432 1431 1430 1429 1428 1427 1426 1425 1424 1423 1422 1421 1420 1419 1418 1417 1416 1415 1414 1413 1412 1411 1410 1409 1408 1407 1406 1405 1404 1403 1402 1401 1400 1399 1398 1397 1396 1395 1394 1393 1392 1391 1390 1389 1388 1387 1386 1385 1384 1383 1382 1381 1380 1379 1378 1377 1376 1375 1374 1373 1372 1371 1370 1369 1368 1367 1366 1365 1364 1363 1362 1361 1360 1359 1358 1357 1356 1355 1354 1353 1352 1351 1350 1349 1348 1347 1346 1345 1344 1343 1342 1341 1340 1339 1338 1337 1336 1335 1334 1333 1332 1331 1330 1329 1328 1327 1326 1325 1324 1323 1322 1321 1320 1319 1318 1317 1316 1315 1314 1313 1312 1311 1310 1309 1308 1307 1306 1305 1304 1303 1302 1301 1300 1299 1298 1297 1296 1295 1294 1293 1292 1291 1290 1289 1288 1287 1286 1285 1284 1283 1282 1281 1280 1279 1278 1277 1276 1275 1274 1273 1272 1271 1270 1269 1268 1267 1266 1265 1264 1263 1262 1261 1260 1259 1258 1257 1256 1255 1254 1253 1252 1251 1250 1249 1248 1247 1246 1245 1244 1243 1242 1241 1240 1239 1238 1237 1236 1235 1234 1233 1232 1231 1230 1229 1228 1227 1226 1225 1224 1223 1222 1221 1220 1219 1218 1217 1216 1215 1214 1213 1212 1211 1210 1209 1208 1207 1206 1205 1204 1203 1202 1201 1200 1199 1198 1197 1196 1195 1194 1193 1192 1191 1190 1189 1188 1187 1186 1185 1184 1183 1182 1181


15051

15051


Delay of "x" cycles means that if the 1st Op issues in cycle N, then the 2nd Op may issue in cycle N+x+1.

05123200 = 081.110


New: ESTATUS (LX COP0 reg 0) Read/Write



New: ECAUSE (LX COP0 reg 1) Read-only




New: INTVEC (LX COP0 reg 2) Read/Write




IM[15-8] is reset to 0.

I. Load/Store Formats



Assembler Mnemonic	base	rt-even	immediate	Lexra SUBOP
LT	base	rt-even	displacement/8	LT
ST	base	rt-even	displacement/8	ST



Assembler Mnemonic	pointer	rt	immediate	cc	Lexra SUBOP
LBP[.Cn]	pointer	rt	stride	cc	LBP
LBPU[.Cn]	pointer	rt	stride	cc	LBPU
LHP[.Cn]	pointer	rt	stride/2	cc	LHP
LHPU[.Cn]	pointer	rt	stride/2	cc	LHPU
LWP[.Cn]	pointer	rt	stride/4	cc	LWP
LTP[.Cn]	pointer	rt	stride/8	cc	LTP
SBP[.Cn]	pointer	rt	stride	cc	SBP
SHP[.Cn]	pointer	rt	stride/2	cc	SHP
SWP[.Cn]	pointer	rt	stride/4	cc	SWP
STP[.Cn]	pointer	rt	stride/8	cc	STP

base, pointer, rt Selects general register r0 - r31.

rt-even Selects general register even-odd pair r0/r1, r2/r3, ... r30/r31

stride Signed 2s-complement number in bytes. Must be an integral number of halfwords/words/twinwords for the corresponding instructions.

displacement Signed 2s-complement number in bytes. Must be an integral number of twinwords.

cc

00 select circular buffer 0 (cbs0, cbe0)


01 select circular buffer 1 (cbs1, cbe1)

10 select circular buffer 2 (cbs2, cbe2)

11 no circular buffer selected

FIG. 17A

II. Arithmetic Format



Assembler Mnemonic	rs	rt	rd	hl	s	d	Lexra SUBOP
ADDR[.S],ADDR2[.S]	rs	rt	rd	0	s	d	ADDR
SUBR.S, SUBR2[.S]	rs	rt	rd	0	s	d	SUBR
SLTR2	rs	rt	rd	0	0	1	SLTR
SLLV2	rs	rt	rd	0	0	1	SLLV
SRLV2	rs	rt	rd	0	0	1	SRLV
SRAV2	rs	rt	rd	0	0	1	SRAV
MIN, MIN2	rs	rt	rd	0	0	d	MIN
MAX, MAX2	rs	rt	rd	0	0	d	MAX
ABSR[.S], ABSR2[.S]	0	rt	rd	0	s	d	ABSR
MUX2.[LL,LH,HL,HH]	rs	rt	rd	hl	0	1	MUX
CLS	0	rt	rd	0	0	0	CLS
BITREV	rs	rt	rd	0	0	0	BITREV

rs, rt, rd

Selects general register r0 - r31.

s

Selects saturation of result. s=1 indicates that saturation is performed.

d


d=1 indicates that dual operations on 16-bit data are performed.

hl (for MUX2)

- | | |
|----|---------------------------------|
| 00 | LL: rD = rs[15:00] rt[15:00] |
| 01 | LH: rD = rs[15:00] rt[31:16] |
| 10 | HL: rD = rs[31:16] rt[15:00] |
| 11 | HH: rD = rs[31:16] rt[31:16] |

Fig. 17B

III. MAC Format A



Assembler Mne- monic	rs	rt	md	u	gz	s	d	Lexra SUBOP
CMULTA	rs	rt	md	0	0	0	0	CMULTA
DIVA(U)	rs	rt	md	u	0	0	0	DIVA
MULTA(U)	rs	rt	md	u	1	0	0	MADDA
MULTA2	rs	rt	md	0	1	0	1	MADDA
MADDA(U)	rs	rt	md	u	0	0	0	MADDA
MADDA2[S]	rs	rt	md	0	0	s	1	MADDA
MSUBA(U)	rs	rt	md	u	0	0	0	MSUBA
MSUBA2[S]	rs	rt	md	0	0	s	1	MSUBA
MULNA2	rs	rt	md	0	1	0	1	MSUBA
MTA2[G]	rs	0	md	0	g	0	1	MTA

rs, rt Selects general register r0 - r31.

md Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN

s Selects saturation of result. s=1 indicates that saturation is performed.

d d=1 indicates that dual operations on 16-bit data are performed.

gz For MTA2, used as "guard" bit. If g=1, bits [39:32] of the accumulator (pair) are loaded and bits [31:00] are unchanged. If g=0, all 40 bits [39:00] of the accumulator (or pair) are updated.


For MADDA, MSUBA, used as a "zero" bit. If z = 1, the result is added to (subtracted from) zero rather than the previous accumulator value; this performs a MULTA, MULTA2 or MULNA2. If z = 0, performs a MADDA, MSUBA, MADDA2 or MSUBA2.

u Treat operands as unsigned values (0 = signed, 1 = unsigned)

FIG. 17C

09637500-081100

IV. MAC Format B



Assembler Mnemonic	mt	rd	so	d	Lexra SUBOP
MFA, MFA2	mt	rd	so	d	MFA
RNDA2	mt	0	so	1	RNDA

rd

Selects general register r0 - r31.

mt Selects accumulator, 0NNHL where,

NN = m0 - m3

HL

00 = reserved

01 = mNl

10 = mNh

11 = mN


d

d=1 indicates that dual operations on 16-bit data are performed.

so

Encoded ("output") shift amount n = 0 - 8 for RNDA2, MFA, MFA2 instructions.

Introduction



Selects accumulator, 0NNHL where,


HL
$$01 = mN1$$
$$10 = mNh$$

11. = reserved

Selects saturation of result. s=1 indicates that saturation is performed.

FIG. 17E

VI. RADIAX MOVE Format and Lexra-Cop0 MTLXC0/MFLXC0 Instructions



Assembler Mnemonic	rt	ru/rk	k	Lexra SUBOP
MFRU	rt	ru	0	MFRAD
MTRU	rt	ru	0	MTRAD
MFRK	rt	rk	1	MFRAD
MTRK	rt	rk	1	MTRAD

rt

Selects general register r0 - r31.

rk

Selects Radiax Kernel register in MFRK, MTRK instructions — currently all reserved. However, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when MFRK or MTRK is executed.


ru

Selects Radiax User register in MFRU, MTRU instructions.

00000 cbs0
 00001 cbs1
 00010 cbs2
 00011 reserved
 00100 cbe0
 00101 cbe1
 00110 cbe2
 00111 reserved
 01xxx reserved
 10000 lps0
 10001 lpe0
 10010 lpc0
 10011 reserved
 101xx reserved
 11000 mmd
 11001 reserved
 111xx reserved

FIG. 17F

Lexra-Coprocessor0 Register Access Instructions



Assembler Mnemonic	Copz rs	rt	rd
MFLXC0	MFLX	rt	rd
MTLXC0	MTLX	rt	rd

These are *not* LEXOP instructions. They are variants of the standard MTC0 and MFC0 instructions that allow access to the Lexra Coprocessor0 Registers listed below. As with any COP0 instruction, a Coprocessor Unusable Exception is taken in User mode if the Cu0 bit is 0 in the CP0 Status register when these instructions are executed.

rt

Selects general register r0 - r31.


rd

Selects Lexra Coprocessor0 register:

00000 ESTATUS
 00001 ECAUSE
 00010 INTVEC
 00011 reserved
 001xx reserved
 01xxx reserved
 1xxxx reserved

FIG. 17G

VII. CMOVE Format



Assembler Mnemonic	rs	rt	rd	cond	Lexra SUBOP
CMVEQZ[.H][.L]	rs	rt	rd	cond	CMOVE
CMVNEZ[.H][.L]	rs	rt	rd	cond	CMOVE

rs, rt, rd

Selects general register r0 - r31.

cond

Condition code for rT operand referenced by the conditional move.

- 000 EQZ
- 001 NEZ
- 010 EQZ.H
- 011 NEZ.H
- 100 EQZ.L
- 101 NEZ.L
- 11x reserved

FIG. 17H